

# 3 V/5 V, 2 MSPS, 8-Bit, 1-, 4-, 8-Channel Sampling ADCs

# AD7822/AD7825/AD7829

#### **FEATURES**

8-Bit Half-Flash ADC with 420 ns Conversion Time

1, 4 and 8 Single-Ended Analog Input Channels Available with Input Offset Adjust

**On-Chip Track-and-Hold** 

SNR Performance Given for Input Frequencies Up to 10 MHz

On-Chip Reference (2.5 V)

Automatic Power-Down at the End of Conversion Wide Operating Supply Range

 $3 V \pm 10\%$  and  $5 V \pm 10\%$ 

Input Ranges

0 V to 2 V p-p,  $V_{DD}$  = 3 V  $\pm$  10%

0 V to 2.5 V p-p,  $V_{DD} = 5 V \pm 10\%$ 

Flexible Parallel Interface with EOC Pulse to Allow Stand-Alone Operation

#### **APPLICATIONS**

Data Acquisition Systems, DSP Front Ends Disk Drives Mobile Communication Systems, Subsampling Applications


#### **GENERAL DESCRIPTION**

The AD 7822, AD 7825 and AD 7829 are high speed, 1-, 4- and 8-channel, microprocessor-compatible, 8-bit analog-to-digital converters with a maximum throughput of 2 M SPS. The AD 7822, AD 7825 and AD 7829 contain an on-chip reference of 2.5 V (2% tolerance), a track/hold amplifier, a 420 ns 8-bit half-flash ADC and a high speed parallel interface. The converters can operate from a single 3 V  $\pm$  10% and 5 V  $\pm$  10% supply.

The AD 7822, AD 7825 and AD 7829 combine the convert start and power-down functions at one pin, i.e., the CONVST pin. This allows a unique automatic power-down at the end of a conversion to be implemented. The logic level on the CONVST pin is sampled after the end of a conversion when an EOC (End of Conversion) signal goes high, and if it is logic low at that point, the ADC is powered down. The AD 7822 and AD 7825 also have a separate power-down pin. (See Operating Modes section of the data sheet.)

The parallel interface is designed to allow easy interfacing to microprocessors and D SPs. U sing only address decoding logic, the parts are easily mapped into the microprocessor address space. The  $\overline{\rm EOC}$  pulse allows the ADCs to be used in a standalone manner. (See Parallel Interface section of the data sheet.)

#### **FUNCTIONAL BLOCK DIAGRAM**



The AD 7822 and AD 7825 are available in a 20-/24-lead 0.3" wide, plastic dual-in-line package (DIP), a 20-/24-lead small outline IC (SOIC) and a 20-/24-lead thin shrink small outline package (TSSOP). The AD 7829 is available in a 28-lead 0.6" wide, plastic dual-in-line package (DIP), a 28-lead small outline IC (SOIC) and in a 28-lead thin shrink small outline package (TSSOP).

#### PRODUCT HIGHLIGHTS

- Fast Conversion Time
   The AD 7822, AD 7825 and AD 7829 have a conversion time
   of 420 ns. Faster conversion times maximize the DSP pro cessing time in a real time system.
- Analog Input Span Adjustment
   The V<sub>MID</sub> pin allows the user to offset the input span. This feature can reduce the requirements of single supply op amps and take into account any system offsets.
- 3. FPBW (Full Power Bandwidth) of Track and Hold The track-and-hold amplifier has an excellent high frequency performance. The AD 7822, AD 7825 and AD 7829 are capable of converting full-scale input signals up to a frequency of 10 M Hz. This makes the parts ideally suited to subsampling applications.
- C hannel Selection
   C hannel selection is made without the necessity of writing to the part.

#### REV. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices.

# 

Parameter	Version B	Units	Test Conditions/Comments
DYNAMIC PERFORMANCE			$f_{IN} = 30 \text{ kHz. } f_{SAMPLE} = 2 \text{ MHz}$
Signal to (Noise + Distortion) Ratio <sup>1</sup>	48	dB min	JIN TO THE SAMPLE TO THE
Total Harmonic Distortion <sup>1</sup>	-55	dB max	
Peak Harmonic or Spurious Noise1	-55	dB max	
Intermodulation Distortion <sup>1</sup>			fa = 27.3 kH z, fb = 28.3 kH z
2nd Order Terms	-65	dB typ	2710 101.2, 10 2010 1012
3rd Order T erms	-65	dB typ	
Channel-to-Channel Isolation <sup>1</sup>	-70	dB typ	$f_{IN} = 20 \text{ kHz}$
DC ACCURACY	, ,	as typ	IIN 20 KHZ
	0	Dita	
Resolution	8	Bits	
Minimum Resolution for Which		D:t-	
No Missing Codes Are Guaranteed	8	Bits	
Integral Nonlinearity (INL) <sup>1</sup>	±0.75	L SB max	
Differential Nonlinearity (DNL) <sup>1</sup>	±0.75	LSB max	
Gain Error <sup>1</sup>	±2	LSB max	
Gain Error Match <sup>1</sup>	±0.1	L SB typ	
Offset Error <sup>1</sup>	±1	LSB max	
Offset Error M atch <sup>1</sup>	±0.1	LSB typ	
ANALOG INPUTS <sup>2</sup>			See Analog Input Section
$V_{DD} = 5 V \pm 10\%$			Input Voltage Span = 2.5 V
V <sub>IN1</sub> to V <sub>IN8</sub> Input Voltage	V <sub>DD</sub>	V max	
	0	V min	
V <sub>MID</sub> Input Voltage	V <sub>DD</sub> - 1.25	V max	D efault $V_{MID} = 1.25 \text{ V}$
,	1.25	V min	Pilo
$V_{DD} = 3 V \pm 10\%$			Input Voltage Span = 2 V
V <sub>IN1</sub> to V <sub>IN8</sub> Input Voltage	V <sub>DD</sub>	V max	
MI - MO P	0	V min	
V <sub>MID</sub> Input Voltage	V <sub>DD</sub> - 1	V max	D efault $V_{MID} = 1 V$
MID In a 200	1	V min	The state of the s
V <sub>IN</sub> Input Leakage Current	±1	μA max	
V <sub>IN</sub> Input Capacitance	15	pF max	
V <sub>MID</sub> Input Impedance	6	kΩ typ	
REFERENCE INPUT		- 31	
VREF <sub>IN</sub> /REF <sub>OUT</sub> Input Voltage Range	2.55	V max	2.5 V + 2%
V K L I IN/K L I OUT I I I Put V Oitage Kange	2.45	V min	2.5 V + 2% 2.5 V - 2%
Input Current	1		2.3 V - 2/0
riiput Current	100	μA typ	
	100	μA max	
ON-CHIP REFERENCE			N ominal 2.5 V
Reference Error	±50	mV max	
T emperature C oefficient	50	ppm/°C typ	
LOGIC INPUTS			
Input High Voltage, V <sub>INH</sub>	2.4	V min	$V_{DD} = 5 V \pm 10\%$
Input Low Voltage, V <sub>INL</sub>	0.8	V max	$V_{DD} = 5 V \pm 10\%$
Input High Voltage, V <sub>INH</sub>	2	V min	$V_{DD} = 3 V \pm 10\%$
Input Low Voltage, V <sub>INL</sub>	0.4	V max	$V_{DD} = 3 V \pm 10\%$
Input Current, I <sub>IN</sub>	±1	μA max	Typically 10 nA, $V_{IN} = 0 \text{ V to } V_{DD}$
Input Capacitance, C <sub>IN</sub>	10	pF max	7, 3, 7, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1,
LOGIC OUTPUTS		'	
Output High Voltage, V <sub>OH</sub>			I <sub>SOURCE</sub> = 200 μA
Output Itigii v oitage, v oh	4	V min	$V_{DD} = 5 V \pm 10\%$
	2.4	V min	
Output Low Voltage V	Z. <del>4</del>	VIIIIII	$V_{DD} = 3 V \pm 10\%$
Output Low Voltage, V <sub>OL</sub>	0.4	\/ may	$I_{SINK} = 200 \mu A$
	0.4	V max	$V_{DD} = 5 V \pm 10\%$
High Impodance Leakage Comment	0.2	V max	$V_{DD} = 3 V \pm 10\%$
High Impedance Leakage Current	±1 10	μA max pF max	
High Impedance Capacitance			

Parameter	Version B	Units	Test Conditions/Comments
CONVERSION RATE Track/Hold Acquisition Time Conversion Time	200 420	ns max ns max	See Functional Description Section
POWER SUPPLY REJECTION V <sub>DD</sub> ± 10%	±1	LSB max	
POWER REQUIREMENTS			
$V_{DD}$	4.5 5.5	V min V max	5 V $\pm$ 10%. For Specified Performance
$V_{DD}$	2.7 3.3	V min V max	3 V $\pm$ 10%. For Specified Performance
I <sub>DD</sub>			
Normal Operation	12	mA max	8 mA T ypically
Power-D own	5	μA max	Logic Inputs = 0 V or V <sub>DD</sub>
Dower Dissipation	0.2	μA typ	V - 2 V
Power Dissipation	26	ma144 ma max	$V_{DD} = 3 V$
N ormal O peration Power-D own	36	mW max	T ypically 24 mW
200 kSPS	9.58	mW max	
1 M SPS	47.88	mW max	

#### NOTES




Figure 1. Load Circuit for Access Time and Bus Relinquish Time

#### **ORDERING GUIDE**

N-20 R-20 RU-20
RU-20
N-24
R-24
RU-24
N-28
R-28
RU-28

REV. 0 -3-

<sup>&</sup>lt;sup>1</sup>See T erminology section of this data sheet.
<sup>2</sup>Refer to the Analog Input section for an explanation of the Analog Input(s).
Specifications subject to change without notice.

# TMING CHARACTERISTICS<sup>1, 2</sup> (V<sub>REF IN/OUT</sub> = 2.5 V. All specifications - 40°C to +85°C unless otherwise noted)

Parameter	5V ± 10%	3V ± 10%	Units	C onditions/Comments
$\overline{t_1}$	420	420	ns max	Conversion Time.
$t_2$	20	20	ns min	Minimum CONVST Pulsewidth.
$t_3$	30	30	ns min	M inimum time between the rising edge of $\overline{RD}$ and next falling edge of convert start.
t <sub>4</sub>	110	110	ns max	EOC Pulsewidth.
	70	70	ns min	
t <sub>5</sub>	10	10	ns max	$\overline{ m RD}$ rising edge to $\overline{ m EOC}$ pulse high.
t <sub>6</sub>	0	0	ns min	$\overline{\text{CS}}$ to $\overline{\text{RD}}$ setup time.
t <sub>7</sub>	0	0	ns min	CS to RD hold time.
t <sub>8</sub>	30	30	ns min	M inimum $\overline{ m RD}$ Pulsewidth.
t <sub>8</sub> t <sub>9</sub> <sup>3</sup>	10	20	ns max	D ata access time after $\overline{ m RD}$ low.
$t_{10}^{4}$	5	5	ns min	Bus relinquish time after $\overline{ ext{RD}}$ high.
	20	20	ns max	
t <sub>11</sub>	10	10	ns min	Address setup time before falling edge of $\overline{\mathrm{RD}}$ .
t <sub>12</sub>	15	15	ns min	Address hold time after falling edge of $\overline{\mathrm{RD}}$ .
t <sub>13</sub>	200	200	ns max	M inimum time between new channel selection and convert start.
tpower up	25	25	μs typ	Power-up time from rising edge of $\overline{ ext{CONVST}}$ using on-chip reference.
t <sub>POWER UP</sub>	1	1	μs max	Power-up time from rising edge of $\overline{\text{CONVST}}$ using external 2.5 V reference.

#### NOTES

Specifications subject to change without notice.

#### **ABSOLUTE MAXIMUM RATINGS\***

$(T_A = +25^{\circ}C \text{ unless otherwise noted})$
V <sub>DD</sub> to AGND0.3 V to +7 V
$V_{DD}$ to DGND
Analog Input Voltage to AGND
$V_{IN1}$ to $V_{IN8}$
Reference Input Voltage to AGND0.3 V to $V_{DD} + 0.3 \text{ V}$
$V_{MID}$ Input Voltage to AGND0.3 V to $V_{DD}$ + 0.3 V
Digital Input Voltage to DGND0.3 V to $V_{DD} + 0.3 \text{ V}$
Digital Output Voltage to DGND0.3 V to $V_{DD}$ + 0.3 V
O perating T emperature R ange
Industrial ( B Version)40°C to +85°C
Storage T emperature Range65°C to +150°C
Junction Temperature+150°C
Plastic DIP Package, Power Dissipation 450 mW
θ <sub>IA</sub> T hermal Impedance 105°C/W
L'ead T emperature, (Soldering, 10 sec)+260°C

SOIC Package, Power Dissipation	450 mW
θ <sub>IA</sub> Thermal Impedance	
L'ead T emperature, Soldering	
Vapor Phase (60 sec)	. +215°C
Infrared (15 sec)	. +220°C
TSSOP Package, Power Dissipation	. 450 mW
$\theta_{IA}$ T hermal Impedance	. 75°C/W
Ĺ ead T emperature, Soldering	
Vapor Phase (60 sec)	. +215°C
Infrared (15 sec)	. +220°C
ESD	1 kV

<sup>\*</sup>Stresses above those listed under Absolute M aximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 7822/AD 7825/AD 7829 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-4- REV. 0

<sup>&</sup>lt;sup>1</sup>Sample tested to ensure compliance.

<sup>&</sup>lt;sup>2</sup>See Figures 20, 21 and 22.


 $<sup>^3</sup>$ M easured with the load circuit of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V with V  $_{DD}$  = 5 V  $\pm$  10%, and time required for an output to cross 0.4 V or 2.0 V with V  $_{DD}$  = 3 V  $\pm$  10%.

<sup>&</sup>lt;sup>4</sup>D erived from the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the time, t<sub>10</sub>, quoted in the timing characteristics is the true bus relinquish time of the part and as such is independent of external bus loading capacitances.

#### **PIN FUNCTION DESCRIPTIONS**

Mnemonic	Description
V <sub>IN1</sub> to V <sub>IN8</sub>	Analog Input C hannels. The AD 7822 has a single input channel; the AD 7825 and AD 7829 have four and eight analog input channels respectively. The inputs have an input span of 2.5 V and 2 V depending on the supply voltage ( $V_{DD}$ ). This span may be centered anywhere in the range AGND to $V_{DD}$ using the $V_{MID}$ Pin. The default input range ( $V_{MID}$ unconnected) is AGND to 2 V ( $V_{DD}$ = 3 V $\pm$ 10%) or AGND to 2.5 V ( $V_{DD}$ = 5 V $\pm$ 10%). See Analog Input section of the data sheet for more information.
$V_{DD}$	Positive supply voltage, 3 V $\pm$ 10% and 5 V $\pm$ 10%.
AGND	Analog Ground. Ground reference for track/hold, comparators, reference circuit and multiplexer.
DGND	Digital Ground. Ground reference for digital circuitry.
CONVST	L ogic Input Signal. The convert start signal initiates an 8-bit analog-to-digital conversion on the falling edge of this signal. The falling edge of this signal places the track/hold in hold mode. The track/hold goes into track mode again 120 ns after the start of a conversion. The state of the CONVST signal is checked at the end of a conversion. If it is logic low, the AD 7822/AD 7825/AD 7829 will power down. (See O perating M ode section of the data sheet.)
EOC	Logic Output. The End of Conversion signal indicates when a conversion has finished. The signal can be used to interrupt a microcontroller when a conversion has finished or latch data into a gate array. (See Parallel Interface section of this data sheet.)
CS	L ogic input signal. The chip select signal is used to enable the parallel port of the AD 7822, AD 7825 and AD 7829. This is necessary if the AD C is sharing a common data bus with another device.
$\overline{ ext{PD}}$	L ogic Input. The Power-Down pin is present on the AD 7822 and AD 7825 only. Bringing the $\overline{PD}$ pin low places the AD 7822 and AD 7825 in Power-Down mode. The ADCs will power-up when $\overline{PD}$ is brought logic high again.
RD	Logic Input Signal. The read signal is used to take the output buffers out of their high impedance state and drive data onto the data bus. The signal is internally gated with the $\overline{CS}$ signal. Both $\overline{RD}$ and $\overline{CS}$ must be logic low to enable the data bus.
A0-A2	Channel Address Inputs. The address of the next multiplexer channel must be present on these inputs when the RD signal goes low.
DB0-DB7	D ata Output Lines. They are normally held in a high impedance state. Data is driven onto the data bus when both $\overline{\text{RD}}$ and $\overline{\text{CS}}$ go active low.
VREF <sub>IN</sub> /REF <sub>OUT</sub>	Analog Input and Output. An external reference can be connected to the AD 7822, AD 7825 and AD 7829 at this pin. The on-chip reference is also available at this pin.

# PIN CONFIGURATIONS DIP/SOIC/TSSOP



28 DB3 DB2 1 27 DB4 26 DB5 25 DB6 DB1 2 DB0 3 CONVST 4 CS 5 24 DB7 AD7829 RD 6 TOP VIEW (Not to Scale) 23 AGND DGND 7 22 V<sub>DD</sub> EOC 8 21 V<sub>REF</sub> 20 V<sub>MID</sub> A2 9 19 V<sub>IN1</sub> A1 10 18 V<sub>IN2</sub> A0 11 V<sub>IN8</sub> 12 V<sub>IN7</sub> 13 17 V<sub>IN3</sub> 16 V<sub>IN4</sub> 15 V<sub>IN5</sub> V<sub>IN6</sub> 14

REV. 0 -5-

#### **TERMINOLOGY**

#### Signal-to-(Noise + Distortion) Ratio

This is the measured ratio of signal to (noise + distortion) at the output of the A/D converter. The signal is the rms amplitude of the fundamental. Noise is the rms sum of all nonfundamental signals up to half the sampling frequency ( $f_s/2$ ), excluding dc. The ratio is dependent upon the number of quantization levels in the digitization process; the more levels, the smaller the quantization noise. The theoretical signal-to-(noise + distortion) ratio for an ideal N-bit converter with a sine wave input is given by:

Signal-to-(Noise + Distortion) = (6.02N + 1.76) dB

Thus, for an 8-bit converter, this is 50 dB.

#### **Total Harmonic Distortion**

T otal harmonic distortion (T H D) is the ratio of the rms sum of harmonics to the fundamental. For the AD 7822/AD 7825/AD 7829 it is defined as:

THD (dB) = 20 log 
$$\frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2}}{V_1}$$

where V  $_1$  is the rms amplitude of the fundamental and V  $_2$ , V  $_3$ , V  $_4$ , V  $_5$  and V  $_6$  are the rms amplitudes of the second through the sixth harmonics.

#### Peak Harmonic or Spurious Noise

Peak harmonic or spurious noise is defined as the ratio of the rms value of the next largest component in the ADC output spectrum (up to  $f_{\rm S}/2$  and excluding dc) to the rms value of the fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for parts where the harmonics are buried in the noise floor, it will be a noise peak.

#### Intermodulation Distortion

With inputs consisting of sine waves at two frequencies, fa and fb, any active device with nonlinearities will create distortion products at sum and difference frequencies of  $mfa \pm nfb$  where m, n = 0, 1, 2, 3, etc. Intermodulation terms are those for which neither m nor n are equal to zero. For example, the second order terms include (fa + fb) and (fa – fb), while the third order terms include (2fa + fb), (2fa – fb), (fa + 2fb) and (fa – 2fb).

The AD7822/AD7825/AD7829 are tested using the CCIF standard where two input frequencies near the top end of the input bandwidth are used. In this case, the second and third order terms are of different significance. The second order terms are usually distanced in frequency from the original sine waves while the third order terms are usually at a frequency close to the input frequencies. As a result, the second and third order terms are specified separately. The calculation of the intermodulation distortion is as per the THD specification where it is the ratio of the rms sum of the individual distortion products to the rms amplitude of the fundamental expressed in dBs.

#### Channel-to-Channel Isolation

Channel-to-channel isolation is a measure of the level of crosstalk between channels. It is measured by applying a full-scale 20 kH z sine wave signal to one input channel and determining how much that signal is attenuated in each of the other channels. The figure given is the worst case across all four or eight channels of the AD 7825 and AD 7829 respectively.

#### Relative Accuracy

Relative accuracy or endpoint nonlinearity is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function.

#### **Differential Nonlinearity**

The difference between the measured and the ideal 1 LSB change between any two adjacent codes in the ADC.

#### Offset Error

The deviation of the 128th code transition (01111111) to (10000000) from the ideal, i.e.,  $V_{\rm MID}$ .

#### Offset Error Match

The difference in offset error between any two channels.

#### Zero-Scale Error

The deviation of the first code transition (00000000) to (00000001) from the ideal, i.e.,  $V_{MID}$  -1.25 V + 1 LSB ( $V_{DD}$  = 5 V  $\pm$  10%), or  $V_{MID}$  - 1.0 V + 1 LSB ( $V_{DD}$  = 3 V  $\pm$  10%).

#### Full-Scale Error

The deviation of the last code transition (11111110) to (11111111) from the ideal, i.e.,  $V_{MID}$  +1.25 V - 1 LSB ( $V_{DD}$  = 5 V  $\pm$  10%), or  $V_{MID}$  +1.0 V - 1 LSB ( $V_{DD}$  = 3 V  $\pm$  10%).

#### **Gain Error**

The deviation of the last code transition (1111...110) to (1111...111) from the ideal, i.e.,  $V_{REF}$  – 1 LSB, after the offset error has been adjusted out.

#### Gain Error Match

The difference in gain error between any two channels.

#### Track/Hold Acquisition Time

The time required for the output of the track/hold amplifier to reach its final value, within  $\pm 1/2$  LSB, after the point at which the track/hold returns to track mode. This happens approximately 120 ns after the falling edge of  $\overline{CONVST}$ .

It also applies to situations where a change in the selected input channel takes place or where there is a step input change on the input voltage applied to the selected  $V_{\text{IN}}$  input of the AD 7822/AD 7825/AD 7829. It means that the user must wait for the duration of the track/hold acquisition time after a channel change/step input change to  $V_{\text{IN}}$  before starting another conversion, to ensure that the part operates to specification.

#### PSR (Power Supply Rejection)

Variations in power supply will affect the full-scale transition, but not the converter's linearity. Power supply rejection is the maximum change in the full-scale transition point due to a change in power supply voltage from the nominal value.

#### **CIRCUIT DESCRIPTION**

The AD 7822 AD 7825 and AD 7829 consist of a track-and-hold amplifier followed by a half-flash analog-to-digital converter. These devices use a half-flash conversion technique where one 4-bit flash ADC is used to achieve an 8-bit result. The 4-bit flash ADC contains a sampling capacitor followed by fifteen comparators that compare the unknown input to a reference ladder to achieve a 4-bit result. This first flash, i.e., coarse conversion, provides the 4 M SBs. For a full 8-bit reading to be realized, a second flash, i.e., a fine conversion, must be performed to provide the 4 L SBs. The 8-bit word is then placed on the data output bus.

-6- REV. 0

Figures 2 and 3 below show simplified schematics of the ADC. When the ADC starts a conversion, the track and hold goes into hold mode and holds the analog input for 120 ns. This is the acquisition phase as shown in Figure 2, when Switch 2 is in Position A. At the point when the track and hold returns to its track mode, this signal is sampled by the sampling capacitor as Switch 2 moves into Position B. The first flash occurs at this instant and is then followed by the second flash. Typically, the first flash is complete after 100 ns, i.e., at 220 ns, while the end of the second flash and hence the 8-bit conversion result is available at 330 ns. As shown in Figure 4, the track-and-hold returns to track mode after 120 ns, and starts the next acquisition before the end of the current conversion. Figure 6 shows the ADC transfer function.




Figure 2. ADC Acquisition Phase




Figure 3. ADC Conversion Phase




Figure 4. Track-and-Hold Timing

#### **TYPICAL CONNECTION DIAGRAM**

Figure 5 shows a typical connection diagram for the AD 7822, AD 7825 and AD 7829. The AGND and DGND are connected together at the device for good noise suppression. The parallel interface is implemented using an 8-bit data bus. The end of conversion signal (EOC) idles high, the falling edge of CONVST initiates a conversion and at the end of conversion the falling edge of EOC is used to initiate an Interrupt Service Routine (ISR) on a microprocessor. (See Parallel interface section for more details.)  $V_{REF}$  and  $V_{MID}$  are connected to voltage source such as the AD 780, while V<sub>DD</sub> is connected to a voltage source that can vary from 4.5 V to 5.5 V. (See Table I in Analog Input section.) When V<sub>DD</sub> is first connected, the AD 7822, AD 7825 and AD 7829 power up in a low current mode, i.e., power-down, with the default logic level on the  $\overline{EOC}$  pin on the AD 7822 and AD 7825 equal to a low. A rising edge on the  $\overline{\text{CONVST}}$  pin will cause the AD 7829 to fully power up while a rising edge on the  $\overline{PD}$  pin will cause the AD 7822 and AD 7825 to fully power up. For applications where power consumption is of concern, the automatic power-down at the end of a conversion should be used to improve power performance. (See Power-Down Options section of the data sheet.)




Figure 5. Typical Connection Diagram

REV. 0 -7-

#### **ADC TRANSFER FUNCTION**

The output coding of the AD 7822, AD 7825 and AD 7829 is straight binary. The designed code transitions occur at successive integer LSB values (i.e., 1 LSB, 2 LSBs, etc.). The LSB size is =  $V_{REF}/256$  ( $V_{DD}=5$  V) or the LSB size =  $(0.8\ V_{REF})/256$  ( $V_{DD}=3$  V). The ideal transfer characteristic for the AD 7822, AD 7825 and AD 7829 is shown in Figure 6, below.




Figure 6. Transfer Characteristic

#### **ANALOG INPUT**

The AD 7822 has a single input channel and the AD 7825 and AD 7829 have four and eight input channels respectively. Each input channel has an input span of 2.5 V or 2.0 V, depending on the supply voltage ( $V_{DD}$ ). This input span is automatically set up by an on-chip " $V_{DD}$  Detector" circuit. 5 V operation of the AD Cs is detected when  $V_{DD}$  exceeds 4.1 V and 3 V operation is detected when  $V_{DD}$  falls below 3.8 V. This circuit also possesses a degree of glitch rejection; for example, a glitch from 5.5 V to 2.7 V up to 60 ns wide will not trip the  $V_{DD}$  detector.


The V<sub>MID</sub> pin is used to center this input span anywhere in the range AGND to V<sub>DD</sub>. If no input voltage is applied to V<sub>MID</sub>, i.e., if V<sub>MID</sub> is left unconnected, the default input range is AGND to 2.0 V (V<sub>DD</sub> = 3 V  $\pm$  10%) i.e., centered about 1.0 V, or AGND to 2.5 V (V<sub>DD</sub> = 5 V  $\pm$  10%) i.e., centered about 1.25 V.

If, however, an external V<sub>MID</sub> is applied, the analog input range will be from V<sub>MID</sub> – 1.0 V to V<sub>MID</sub> + 1.0 V (V<sub>DD</sub> = 3 V  $\pm$  10%), or from V<sub>MID</sub> – 1.25 V to V<sub>MID</sub> + 1.25 V (V<sub>DD</sub> = 5 V  $\pm$  10%).

The range of values of  $V_{M\,ID}$  that can be applied depends on the value of  $V_{D\,D}$ . For  $V_{D\,D}=3$  V  $\pm$  10%, the range of values that can be applied to  $V_{M\,ID}$  is from 1.0 V to  $V_{D\,D}$  – 1.0 V and is 1.25 V to  $V_{D\,D}$  – 1.25 V when  $V_{D\,D}=5$  V  $\pm$  10%. Table I shows the relevant ranges of  $V_{M\,ID}$  and the input span for various values of  $V_{D\,D}$ . Figure 7 illustrates the input signal range available with various values of  $V_{M\,ID}$ .

Table I.

<b>V</b> <sub>DD</sub>	V <sub>MID</sub> Internal	V <sub>MID</sub> Ext Max	V <sub>IN</sub> Span	V <sub>MID</sub> Ext Min	V <sub>IN</sub> Span
5.5	1.25	4.25	3.0 to 5.5	1.25	0 to 2.5
5.0	1.25	3.75	2.5 to 5.0	1.25	0 to 2.5
4.5	1.25	3.25	2.0 to 4.5	1.25	0 to 2.5
3.3	1.00	2.3	1.3 to 3.3	1.00	0 to 2.0
3.0	1.00	2.0	1.0 to 3.0	1.00	0 to 2.0
2.7	1.00	1.7	0.7 to 2.7	1.00	0 to 2.0






Figure 7. Analog Input Span Variation with V<sub>MID</sub>

 $V_{\text{MID}}$  may be used to remove offsets in a system by applying the offset to the  $V_{\text{MID}}$  pin as shown in Figure 8, or it may be used to accommodate bipolar signals by applying  $V_{\text{MID}}$  to a level-shifting circuit before  $V_{\text{IN}}$ , as shown in Figure 9. When  $V_{\text{MID}}$  is being driven by an external source, the source may be directly tied to the level-shifting circuitry, see Figure 9; however, if the internal  $V_{\text{MID}}$ , i.e., the default value, is being used as an output, it must be buffered before applying it to the level-shifting circuitry as the  $V_{\text{MID}}$  pin has an impedance of approximately 6 k $\Omega$ , see Figure 10.




Figure 8. Removing Offsets Using  $V_{MID}$ 

-8- REV. 0




Figure 9. Accommodating Bipolar Signals Using External  $V_{\text{MID}}$ 




Figure 10. Accommodating Bipolar Signals Using Internal  $V_{MID}$ 

N OT E: Although there is a  $V_{REF}$  pin from which a voltage reference of 2.5 V may be sourced, or to which an external reference may be applied, this does not provide an option of varying the value of the voltage reference. As stated in the specifications for the AD 7822, AD 7825 and AD 7829, the input voltage range at this pin is 2.5 V  $\pm$  2%.

#### **Analog Input Structure**

Figure 11 shows an equivalent circuit of the analog input structure of the AD 7822, AD 7825 and the AD 7829. The two diodes, D1 and D2, provide ESD protection for the analog inputs. C are must be taken to ensure that the analog input signal never exceeds the supply rails by more than 200 mV. This will cause these diodes to become forward biased and start conducting current into the substrate. 20 mA is the maximum current these diodes can conduct without causing irreversible damage to the part. However, it is worth noting that a small amount of current (1 mA) being conducted into the substrate due to an over voltage on an unselected channel, can cause inaccurate conversions

on a selected channel. The capacitor C 2 in Figure 11 is typically about 4 pF and can be primarily attributed to pin capacitance. The resistor, R1, is a lumped component made up of the on resistance of several components, including that of the multiplexer and the track and hold. This resistor is typically about 310  $\Omega$ . The capacitor C1 is the track-and-hold capacitor and has a capacitance of 0.5 pF . Switch 1 is the track-and-hold switch, while Switch 2 is that of the sampling capacitor as shown in Figures 2 and 3.

When in track phase, Switch 1 is closed and Switch 2 is in Position A; when in hold mode, Switch 1 opens while Switch 2 remains in Position A. The track-and-hold remains in hold mode for 120 ns—see Circuit Description, after which it returns to track mode and the ADC enters its conversion phase. At this point Switch 1 opens and Switch 2 moves to Position B. At the end of the conversion Switch 2 moves back to Position A.




Figure 11. Equivalent Analog Input Circuit

#### **Analog Input Selection**

On power-up, the default  $V_{IN}$  selection is  $V_{IN\,1}$ . When returning to normal operation from power-down, the  $V_{IN}$  selected will be the same one that was selected prior to power-down being initiated. T able II below shows the multiplexer address corresponding to each analog input from  $V_{IN\,1}$  to  $V_{IN\,4(8)}$  for the AD 7825 or AD 7829.

Table II.

A2	A1	A0	Analog Input Selected
0	0	0	V <sub>IN1</sub>
0	0	1	V <sub>IN2</sub>
0	1	0	V <sub>IN3</sub>
0	1	1	V <sub>IN4</sub>
1	0	0	V <sub>IN5</sub>
1	0	1	V <sub>IN6</sub>
1	1	0	V <sub>IN7</sub>
1	1	1	V <sub>IN8</sub>

C hannel selection on the AD 7825 and AD 7829 is made without the necessity of a write operation. The address of the next channel to be converted is latched at the start of the current read operation, as shown in Figure 12. This allows for improved throughput rates in "channel hopping" applications.

REV. 0 -9-




Figure 12. Channel Hopping Timing

There is a minimum time delay between the falling edge of  $\overline{RD}$  and the next falling edge of the  $\overline{CONVST}$  signal,  $t_{13}$ . This is the minimum acquisition time required of the track-and-hold in order to maintain 8-bit performance. Figure 13 shows the typical performance of the AD 7825 when channel hopping for various acquisition times. These results were obtained using an external reference and internal  $V_{MID}$  while channel hopping between  $V_{IN1}$  and  $V_{IN4}$  with 0 V on C hannel 4 and 0.5 V on C hannel 1.




Figure 13. Effective Number of Bits vs. Acquisition Time for the AD7825

The on-chip track-and-hold can accommodate input frequencies to 10 M Hz, making the AD 7822, AD 7825 and AD 7829 ideal for subsampling applications. When the AD 7825 is converting a 10 M Hz input signal at a sampling rate of 2 M SPS, the effective number of bits typically remains above seven, corresponding to a signal-to-noise ratio of 42 dBs as shown in Figure 14.




Figure 14. SNR vs. Input Frequency on the AD7825

#### **POWER-UP TIMES**

The AD 7822/AD 7825/AD 7829 have a 1  $\mu$ s power-up time when using an external reference and a 25 μs power-up time when using the on-chip reference. When  $V_{DD}$  is first connected, the AD 7822, AD 7825 and AD 7829 are in a low current mode of operation. In order to carry out a conversion the AD 7822, AD 7825 and AD 7829 must first be powered up. The AD 7829 is powered up by a rising edge on the CONVST pin and a conversion is initiated on the falling edge of CONVST. Figure 15 shows how to power up the AD 7829 when V<sub>DD</sub> is first connected or after the AD 7829 has been powered down using the CONVST pin when using either the on-chip, or an external, reference. When using an external reference, the falling edge of CONVST may occur before the required power-up time has elapsed; however, the conversion will not be initiated on the falling edge of CONVST but rather at the moment when the part has completely powered up, i.e., after 1 µs. If the falling edge of CONVST occurs after the required power-up time has elapsed, then it is upon this falling edge that a conversion is initiated. When using the on-chip reference, it is necessary to wait the required power-up time of approximately 25 µs before initiating a conversion; i.e., a falling edge on CONVST may not occur before the required power-up time has elapsed, when V<sub>DD</sub> is first connected or after the AD 7829 has been powered down using the  $\overline{\text{CONVST}}$  pin as shown in Figure 15.




Figure 15. AD7829 Power-Up Time

Figure 16 shows how to power up the AD 7822 or AD 7825 when  $V_{DD}$  is first connected or after the ADCs have been powered down using the  $\overline{PD}$  pin, or the  $\overline{CONVST}$  pin, with either the on-chip or an external reference. When the supplies are first connected or after the part has been powered down by the  $\overline{PD}$  pin, only a rising edge on the  $\overline{PD}$  pin will cause the part to power up. When the part has been powered down using the  $\overline{CONVST}$  pin, a rising edge on either the  $\overline{PD}$  pin or the  $\overline{CONVST}$  pin will power the part up again.

As with the AD 7829, when using an external reference with the AD 7822 or AD 7825, the falling edge of  $\overline{CONVST}$  may occur before the required power-up time has elapsed, however, if this is the case, the conversion will not be initiated on the falling edge of  $\overline{CONVST}$ , but rather at the moment when the part has powered up completely, i.e., after 1  $\mu s$ . If the falling edge of  $\overline{CONVST}$  occurs after the required power-up time has elapsed, it is upon this falling edge that a conversion is initiated. When using the on-chip reference it is necessary to wait the required power-up time of approximately 25  $\mu s$  before initiating a conversion; i.e., a falling edge on  $\overline{CONVST}$  may not occur before the required power-up time has elapsed, when supplies are first connected to the AD 7822 or AD 7825, or when the AD Cs have been powered down using the PD pin or the  $\overline{CONVST}$  pin as shown in Figure 16.




Figure 16. AD7822/AD7825 Power-Up Time

#### **POWER VS. THROUGHPUT**

Superior power performance can be achieved by using the automatic power-down (M ode 2) at the end of a conversion—see O perating M odes section of the data sheet.

Figure 17 shows how the automatic power-down is implemented using the  $\overline{CONVST}$  signal to achieve the optimum power performance for the AD 7822, AD 7825 and AD 7829. The duration of the  $\overline{CONVST}$  pulse is set to be equal to or less than the power-up time of the devices—see O perating M odes section. As the throughput rate is reduced, the device remains in its power-down state longer and the average power consumption over time drops accordingly.




Figure 17. Automatic Power-Down

For example, if the AD 7822 is operated in a continuous sampling mode, with a throughput rate of 100 kSPS and using an external reference, the power consumption is calculated as follows. The power dissipation during normal operation is 36 mW,  $V_{DD}=3\ V$ . If the power-up time is 1  $\mu s$  and the conversion time is 330 ns (@ +25°C), the AD 7822 can be said to dissipate 36 mW for 1.33  $\mu s$  (worst case) during each conversion cycle. If the throughput rate is 100 kSPS, the cycle time is 10  $\mu s$  and the average power dissipated during each cycle is  $(1.33/10)\times(36\ mW)=4.79\ mW$ .

Figure 18 shows the power vs. throughput rate for automatic full power-down.




Figure 18. AD7822/AD7825/AD7829 Power vs. Throughput




Figure 19. AD7822/AD7825/AD7829 SNR

REV. 0 -11-

#### **OPERATING MODES**

The AD 7822, AD 7825 and AD 7829 have two possible modes of operation, depending on the state of the  $\overline{CONVST}$  pulse approximately 100 ns after the end of a conversion, i.e., upon the rising edge of the  $\overline{EOC}$  pulse.

#### Mode 1 Operation (High Speed Sampling)

When the AD 7822, AD 7825 and AD 7829 are operated in M ode 1 they are not powered-down between conversions. This mode of operation allows high throughput rates to be achieved. Figure 20 shows how this optimum throughput rate is achieved by bringing  $\overline{\text{CONVST}}$  high before the end of a conversion, i.e., before the  $\overline{\text{EOC}}$  pulses low. When operating in this mode a new conversion should not be initiated until 30 ns after the end of a read operation. This is to allow the track/hold to acquire the analog signal to 0.5 LSB accuracy.

#### Mode 2 Operation (Automatic Power-Down)

When the AD 7822, AD 7825 and AD 7829 are operated in Mode 2 (see Figure 21), they automatically power down at the end of a conversion. The CONVST signal is brought low to initiate a conversion and is left logic low until after the  $\overline{\text{EOC}}$ goes high, i.e., approximately 100 ns after the end of the conversion. The state of the CONVST signal is sampled at this point (i.e., 530 ns maximum after CONVST falling edge) and the AD 7822, AD 7825 and AD 7829 will power down as long as CONVST is low. The ADC is powered up again on the rising edge of the CONVST signal. Superior power performance can be achieved in this mode of operation by only powering up the AD 7822, AD 7825 and AD 7829 to carry out a conversion. The parallel interface of the AD 7822, AD 7825 and AD 7829 is still fully operational while the ADCs are powered down. A read may occur while the part is powered down, and so it does not necessarily need to be placed within the  $\overline{EOC}$  pulse as shown in Figure 21.




Figure 20. Mode 1 Operation




Figure 21. Mode 2 Operation -12-

#### PARALLEL INTERFACE

The parallel interface of the AD 7822, AD 7825 and AD 7829 is eight bits wide. Figure 22 shows a timing diagram illustrating the operational sequence of the AD 7822/AD 7825/AD 7829 parallel interface. The multiplexer address is latched into the AD 7822/AD 7825/AD 7829 on the falling edge of the  $\overline{\rm RD}$  input. The on-chip track/hold goes into hold mode on the falling edge of  $\overline{\rm CONVST}$  and a conversion is also initiated at this point. When the conversion is complete, the end of conversion line ( $\overline{\rm EOC}$ ) pulses low to indicate that new data is available in the output register of the AD 7822, AD 7825 and AD 7829. The  $\overline{\rm EOC}$  pulse will stay logic low for a maximum time of 110 ns. However, the  $\overline{\rm EOC}$  pulse can be reset high by a rising edge of

 $\overline{RD}.$  This  $\overline{EOC}$  line can be used to drive an edge-triggered interrupt of a microprocessor.  $\overline{CS}$  and  $\overline{RD}$  going low accesses the 8-bit conversion result. It is possible to tie  $\overline{CS}$  permanently low and use only  $\overline{RD}$  to access the data. In systems where the part is interfaced to a gate array or ASIC, this  $\overline{EOC}$  pulse can be applied to the  $\overline{CS}$  and  $\overline{RD}$  inputs to latch data out of the AD 7822, AD 7825 and AD 7829 and into the gate array or ASIC. This means that the gate array or ASIC does not need any conversion status recognition logic and it also eliminates the logic required in the gate array or ASIC to generate the read signal for the AD 7822, AD 7825 and AD 7829.




Figure 22. AD7822/AD7825/AD7829 Parallel Port Timing


REV. 0 -13-

#### MICROPROCESSOR INTERFACING

The parallel port on the AD 7822/AD 7825/AD 7829 allows the AD Cs to be interfaced to a range of many different microcontrollers. This section explains how to interface the AD 7822, AD 7825 and AD 7829 with some of the more common microcontroller parallel interface protocols.

#### AD 7822/AD 7825/AD 7829 to 8051

Figure 23 below shows a parallel interface between the AD 7822, AD 7825 and AD 7829 and the 8051 microcontroller. The EOC signal on the AD 7822, AD 7825 and AD 7829 provides an interrupt request to the 8051 when a conversion ends and data is ready. Port 0 of the 8051 may serve as an input or output port, or as in this case when used together, may be used as a bidirectional low order address and data bus. The address latch enable output of the 8051 is used to latch the low byte of the address during accesses to the device, while the high order address byte is supplied from Port 2. Port 2 latches remain stable when the AD 7822, AD 7825 and AD 7829 are addressed, as they do not have to be turned around (set to 1) for data input as is the case for Port 0.




\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 23. Interfacing to the 8051

#### AD 7822/AD 7825/AD 7829 to PIC 16C 6x/7x

Figure 24 shows a parallel interface between the AD 7822, AD 7825 and AD 7829 and the PIC 16C 64/65/74. The  $\overline{\rm EOC}$  signal on the AD 7822, AD 7825 and AD 7829 provides an interrupt request to the microcontroller when a conversion begins. Of the PIC 16C 6x/7x range of microcontrollers only the PIC 16C 64/65/74 can provide the option of a parallel slave port.

Port D of the microcontroller will operate as an 8-bit wide parallel slave port when control bit PSPM ODE in the TRISE register is set. Setting PSPM ODE enables the port pin RE0 to be the  $\overline{\text{RD}}$  output and RE2 to be the  $\overline{\text{CS}}$  (chip select) output. For this functionality, the corresponding data direction bits of the TRISE register must be configured as outputs (reset to 0). See PIC 16/17 M icrocontroller U ser M anual.



\*ADDITIONAL PINS OMITTED FOR CLARITY

Figure 24. Interfacing to the PIC16C6x/7x

#### AD7822/AD7825/AD7829 to ADSP-21xx

Figure 25 below shows a parallel interface between the AD 7822, AD 7825 and AD 7829 and the AD SP-21xx series of D SPs. As before, the  $\overline{\rm EOC}$  signal on the AD 7822, AD 7825 and AD 7829 provides an interrupt request to the D SP when a conversion ends.




Figure 25. Interfacing to the ADSP-21xx

-14- REV. 0

#### Interfacing Multiplexer Address Inputs

Figure 26 shows a simplified interfacing scheme between the AD 7825/AD 7829 and any microprocessor or microcontroller, which facilitates easy channel selection on the ADCs. The multiplexer address is latched on the falling edge of the  $\overline{\rm RD}$  signal, as outlined in the Parallel Interface section, which allows the use of the 3 LSBs of the address bus to select the channel address. As shown in Figure 26, only address bits A3 to A15 are address decoded allowing A0 to A2 to be changed according to desired channel selection without affecting chip selection.

The AD7822, being the single channel device, does not have any multiplexer addressing associated with it and can in fact be controlled with just one signal, i.e., the  $\overline{CONVST}$  signal. As shown in Figure 27 the  $\overline{RD}$  and  $\overline{CS}$  pins are both tied to the  $\overline{EOC}$  pin and the resulting signal may be used as an interrupt request signal (IRQ) on a DSP, as a  $\overline{WR}$  signal to memory or as a CLK to a latch or ASIC. The timing for this interface, as shown in Figure 27, demonstrates how with the  $\overline{CONVST}$  signal alone, a conversion may be initiated, data is latched out and the operating mode of the AD 7822 can be selected.




Figure 26. AD7825/AD7829 Simplified Micro Interfacing Scheme





Figure 27. AD7822 Stand-Alone Operation

REV. 0 -15-


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).


#### 20-Lead Plastic DIP (N-20)



# 20-Lead Small Outline Package (R-20)




# 20-Lead Thin Shrink Small Outline Package (RU-20)




#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).


#### 24-Lead Plastic DIP (N-24)



# 24-Lead Small Outline Package (R-24)



# 24-Lead Thin Shrink Small Outline Package (RU-24)




REV. 0 -17-


#### **OUTLINE DIMENSIONS**

Dimensions shown in inches and (mm).

#### 28-Lead Plastic DIP (N-28)



# 28-Lead Small Outline Package (R-28)



# 28-Lead Thin Shrink Small Outline Package (RU-28)

